



香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems

Lecture 06:

**Driving VGA Display with
ZedBoard**

Ming-Chang YANG

mcyang@cse.cuhk.edu.hk






- VGA Connector
- Pixel-by-Pixel Raster Pattern
- VGA Timing Specification
 - Case Study: 640x480@60Hz
- Example Code
 - vga_test.vhd
 - vga_test.xdc

VGA Connector (1/2)




- The ZedBoard allows 12-bit color video output through a **VGA connector (g)**, TE [4-1734682-2](#).



VGA Connector (2/2)




- The VGA connector consists of five signals:
 - The **RED** (4 bits), **GREEN** (4 bits), and **BLUE** (4 bits) signals control the pixel color;
 - The 1-bit **HSync** (horizontal sync) and 1-bit **VSync** (vertical sync) signals control the monitor refresh cycles.



VGA Pin	Signal	Description	Zynq Pin
1	RED	Red video	V20, U20, V19, V18
2	GREEN	Green video	AB22, AA22, AB21, AA21
3	BLUE	Blue video	Y21, Y20, AB20, AB19
4	ID2/RES	formerly Monitor ID bit 2	NC
5	GND	Ground (HSync)	NC
6	RED RTN	Red return	NC
7	GREEN RTN	Green return	NC
8	BLUE RTN	Blue return	NC
9	KEY/PWR	formerly key	NC
10	GND	Ground (VSync)	NC
11	ID0/RES	formerly Monitor ID bit 0	NC
12	ID1/SDA	formerly Monitor ID bit 1	NC
13	HSync	Horizontal sync	AA19
14	VSync	Vertical sync	Y19
15	ID3/SCL	formerly Monitor ID bit 3	NC

Pixel-by-Pixel Raster Pattern



- Information is displayed on the **display area** in a **“raster”** pattern pixel by pixel:
 - Horizontally from left to right;
 - Vertically from top to bottom;
 - At the rate of **one pixel per clock cycle**.

VGA Timing Specification



- VGA displays can accommodate different **resolutions**.
 - A VGA controller circuit needs to dictate the resolution by **producing timing signals** to control the raster patterns.

Format	Pixel Clock (MHz)	Horizontal (in Pixels)				Vertical (in Lines)			
		Active Video	Front Porch	Sync Pulse	Back Porch	Active Video	Front Porch	Sync Pulse	Back Porch
640x480, 60Hz	25.175	640	16	96	48	480	11	2	31
640x480, 72Hz	31.500	640	24	40	128	480	9	3	28
640x480, 75Hz	31.500	640	16	96	48	480	11	2	32
640x480, 85Hz	36.000	640	32	48	112	480	1	3	25
800x600, 56Hz	38.100	800	32	128	128	600	1	4	14
800x600, 60Hz	40.000	800	40	128	88	600	1	4	23
800x600, 72Hz	50.000	800	56	120	64	600	37	6	23
800x600, 75Hz	49.500	800	16	80	160	600	1	2	21
800x600, 85Hz	56.250	800	32	64	152	600	1	3	27
1024x768, 60Hz	65.000	1024	24	136	160	768	3	6	29
1024x768, 70Hz	75.000	1024	24	136	144	768	3	6	29
1024x768, 75Hz	78.750	1024	16	96	176	768	1	3	28
1024x768, 85Hz	94.500	1024	48	96	208	768	1	3	36


Our VGA: 1024x600@60Hz (1/3)



Our VGA: 1024x600@60Hz (2/3)




- The pixel clock frequency for 1024x600@60Hz is **50.00 MHz** in the specification.
 - **50 MHz** can be easily generated using the 100 MHz clock source on ZedBoard via clock divider.
 - Clock frequency with **±0.5% accuracy** can be acceptable.
- VGA controller circuit usually maintain two counters (**Hcnt** and **Vcnt**) to control pixel-wise raster patterns:
 - **Hcnt** resets itself (when it reaches the end of each **line**) and increment **Vcnt** by 1 to begin a new **line**.
 - **Vcnt** resets itself when it reaches the end of a **frame**.



Our VGA: 1024x600@60Hz (3/3)



- VGA controller circuit must generate the five signals (**RED**, **GREEN**, **BLUE**, **Hsync**, and **Vsync**) as follows:
 - Activate the **HSync** signal when $0 \leq Hcnt < 48$
 - Activate the **VSync** signal when $0 \leq Vcnt < 3$
 - Drive **RED**, **GREEN**, and **BLUE** signals to display the desired pixel colors inside the 1024x600 **addressable video area** (when $288 \leq Hcnt < 1312$ and $15 \leq Vcnt < 615$)
 - Drive **RED**, **GREEN**, and **BLUE** signals to **GND** (all zeros) outside the addressable video area



vga_test.vhd



```
entity vga_test is
  port(
    clk100MHz      : in  std_logic;
    hsync,vsync    : out std_logic;
    red,green,blue : out std_logic_vector(3 downto 0)
  );
end vga_test;
architecture vga_test_arch of vga_test is
  -- row constants and column constants
  signal clk50MHz: std_logic;
  signal hcount, vcount: std_logic_vector(11 downto 0);
begin
  -- generate 50MHz clock
  -- horizontal counter
  -- generate hsync
  -- vertical counter
  -- generate vsync
  -- generate RGB signals for 1024x600 display area
end vga_test_arch;
```

row constants and column constants




Format	Pixel Clock (MHz)	Horizontal (in Pixels)				Vertical (in Pixels)			
		Active Video	Front Porch	Sync Pulse	Back Porch	Active Video	Front Porch	Sync Pulse	Back Porch
1024x600@60Hz	50.000	1024	32	48	240	600	10	3	12

-- row constants

```
constant H_TOTAL: integer:=1344-1;
constant H_SYNC: integer:=48-1;
constant H_BACK: integer:=240-1;
constant H_START: integer:=48+240-1;
constant H_ACTIVE: integer:=1024-1;
constant H_END: integer:=1344-32-1;
constant H_FRONT: integer:=32-1;
```

-- column constants

```
constant V_TOTAL: integer:=625-1;
constant V_SYNC: integer:=3-1;
constant V_BACK: integer:=12-1;
constant V_START: integer:=3+12-1;
constant V_ACTIVE: integer:=600-1;
constant V_END: integer:=625-10-1;
constant V_FRONT: integer:=10-1;
```



generate 50MHz clock



```
-- generate 50MHz clock
vga_clk_gen_proc1: process(clk100MHz)
begin
    if( rising_edge(clk100MHz) ) then
        clk50MHz <= not clk50MHz;
    end if;
end process vga_clk_gen_proc1;
```

horizontal counter and hsync



-- horizontal counter

```
pixel_count_proc: process(clk50MHz)
begin
    if( rising_edge(clk50MHz) ) then
        if(hcount = H_TOTAL) then
            hcount <= (others => '0');
        else
            hcount <= hcount + 1;
        end if;
    end if;
end process pixel_count_proc;
```

-- generate hsync

```
hsync_gen_proc: process(hcount) begin
    if(hcount > H_SYNC) then
        hsync <= '1';
    else
        hsync <= '0';
    end if;
end process hsync_gen_proc;
```

vertical counter and vsync



```
-- vertical counter
```

```
line_count_proc: process(clk50MHz)
begin
```

```
    if( rising_edge(clk50MHz) ) then
        if(hcount = H_TOTAL) then
            if(vcount = V_TOTAL) then
                vcount <= (others => '0');
```

```
            else
```

```
                vcount <= vcount + 1;
```

```
            end if;
```

```
        end if;
```

```
    end if;
```

```
end process line_count_proc;
```

```
-- generate vsync
```

```
vsync_gen_proc: process(hcount)
begin
```

```
    if(vcount > V_SYNC) then
        vsync <= '1';
```

```
    else
```

```
        vsync <= '0';
```

```
    end if;
```

```
end process vsync_gen_proc;
```

generate RGB signals for display area



-- generate RGB signals for 1024x600 display area

```
data_output_proc: process(hcount, vcount)
begin
```

```
if( (hcount >= H_START and hcount < H_END) and
    (vcount >= V_START and vcount < V_END) ) then
```

```
    red    <= "1111";
    green  <= "0000";
    blue   <= "0000";
```

You can display and draw
anything pixel-by-pixel
in this 1024x600 display area!


```
else
```

```
    red    <= "0000";
    green  <= "0000";
    blue   <= "0000";
```

```
end if;
```

```
end process data_output_proc;
```

CENG3430 Lec06: Driving VGA Display with ZedBoard



vga_test.xdc



```
set_property IOSTANDARD LVCMOS33 [get_ports {clk100MHz}]
set_property PACKAGE_PIN Y9 [get_ports {clk100MHz}]
create_clock -period 10 [get_ports clk100MHz]
# -----
# VGA Output - Bank 33
# -----
set_property PACKAGE_PIN Y21 [get_ports {blue[0]}}]; # "VGA-B0"
set_property PACKAGE_PIN Y20 [get_ports {blue[1]}}]; # "VGA-B1"
set_property PACKAGE_PIN AB20 [get_ports {blue[2]}}]; # "VGA-B2"
set_property PACKAGE_PIN AB19 [get_ports {blue[3]}}]; # "VGA-B3"
set_property PACKAGE_PIN AB22 [get_ports {green[0]}}]; # "VGA-G0"
set_property PACKAGE_PIN AA22 [get_ports {green[1]}}]; # "VGA-G1"
set_property PACKAGE_PIN AB21 [get_ports {green[2]}}]; # "VGA-G2"
set_property PACKAGE_PIN AA21 [get_ports {green[3]}}]; # "VGA-G3"
set_property PACKAGE_PIN V20 [get_ports {red[0]}}]; # "VGA-R0"
set_property PACKAGE_PIN U20 [get_ports {red[1]}}]; # "VGA-R1"
set_property PACKAGE_PIN V19 [get_ports {red[2]}}]; # "VGA-R2"
set_property PACKAGE_PIN V18 [get_ports {red[3]}}]; # "VGA-R3"
set_property PACKAGE_PIN AA19 [get_ports {hsync}}]; # "VGA-HS"
set_property PACKAGE_PIN Y19 [get_ports {vsync}}]; # "VGA-VS"
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 33]];
```


Class Exercise 6.1

Student ID: _____ Date: _____

Name: _____

- Draw a square in the middle of 1024x600 display area:

```
-- generate RGB signals for 1024x600 display area
```

```
data_output_proc: process(hcount, vcount)
```

```
begin
```


```
    if( (hcount>=H_START and hcount<H_END) and  
        (vcount>=V_START and vcount<V_END) ) then
```

```
    else
```

```
        red    <= "0000"; green <= "0000"; blue  <= "0000";
```

```
    end if;
```

```
end process data_output_proc;
```



Class Exercise 6.2

Student ID: _____ Date: _____

Name: _____


- Draw a figure in the middle of 1024x600 display area:

-- generate RGB signals for 1024x600 display area

```
data_output_proc: process(hcount, vcount)
```

```
begin
```

```
    if( (hcount>=H_START and hcount<H_END) and  
        (vcount>=V_START and vcount<V_END) ) then
```



```
    else
```

```
        red    <= "0000"; green <= "0000"; blue  <= "0000";
```

```
    end if;
```

```
end process data_output_proc;
```

Summary



- VGA Connector
- Pixel-by-Pixel Raster Pattern
- VGA Timing Specification
 - Case Study: 640x480@60Hz
- Example Code
 - vga_test.vhd
 - vga_test.xdc